Proposal for multi-gate spin field-effect transistor

Research output: Contribution to journalArticlepeer-review

Abstract

The conductivity of spin field-effect transistor (spin-FET) can be modulated by controlling the spin degree of freedom; therefore, emerging low-power applications can be explored. In this paper, we propose a novel device called multi-gate spin-FET where multi-gate voltages can successively modulate the spin of the electrons. Various logic functions can be implemented with multi-gate spin-FET by setting the appropriate channel lengths. First, we present an electrical model of the multi-gate spin-FET which considers the physical mechanisms and the fitting of experimental results. The availability of the electrical model is validated by the dc simulation. Afterward, typical logic circuits are designed with the multi-gate spin-FET, including NAND gate, XOR gate, full adder, and a representative three-input logic gate. Transient simulation results validate the functional behaviors of these logic circuits. Finally, based on an analysis of power consumption, we conclude that the multi-gate spin-FET is a more energy-efficient device compared with the conventional CMOS FET.

Original languageEnglish
Article number8360777
JournalIEEE Transactions on Magnetics
Volume54
Issue number11
DOIs
StatePublished - Nov 2018

Keywords

  • Spin field-effect transistors (spin-FETs)
  • Spin-FET-based logic
  • Spintronics

Fingerprint

Dive into the research topics of 'Proposal for multi-gate spin field-effect transistor'. Together they form a unique fingerprint.

Cite this