Abstract
This work presents NeuC-CIM, an energy efficient neuromorphic compute-in-memory macro. The proposed multi-bit charge-domain synapse and the event-triggered spiking neuron enables efficient, DC-current free operation. Moreover, the capacity extension module and neuron cyclic calibration scheme are proposed to reduce the nonlinearity and mismatch-induced accuracy loss in analog synapse and neuron circuits. The effectiveness of NeuC-CIM is verified in silicon with various neuromorphic tasks, showing a state-of-the-art 1.3 pJ/SOP energy efficiency with comparable accuracy.
| Original language | English |
|---|---|
| Title of host publication | 2025 Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2025 |
| Publisher | Institute of Electrical and Electronics Engineers Inc. |
| ISBN (Electronic) | 9784863488151 |
| DOIs | |
| State | Published - 2025 |
| Event | 2025 Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2025 - Kyoto, Japan Duration: 8 Jun 2025 → 12 Jun 2025 |
Publication series
| Name | Digest of Technical Papers - Symposium on VLSI Technology |
|---|---|
| ISSN (Print) | 0743-1562 |
| ISSN (Electronic) | 2158-9682 |
Conference
| Conference | 2025 Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2025 |
|---|---|
| Country/Territory | Japan |
| City | Kyoto |
| Period | 8/06/25 → 12/06/25 |
UN SDGs
This output contributes to the following UN Sustainable Development Goals (SDGs)
-
SDG 7 Affordable and Clean Energy
Keywords
- Charge-sharing
- Compute-In-Memory
- Neuromorphic Computing
- Spiking neural networks
Fingerprint
Dive into the research topics of 'NeuC-CIM: A 1.3pJ/SOP Neuromorphic Charge-Domain Compute-in-Memory Macro for Spiking Neural Network'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver