Skip to main navigation Skip to search Skip to main content

Interference-aware program scheduling for multicore processors

  • Beihang University

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Running multiple application programs on a multicore processor can maximize processor resources utilization. However, contention to the shared resources may result in interference among co-running programs, and make the program performance unstable and unpredictable. In order to optimize the performance of co-running programs and ensure the QoS of latency-sensitive applications, we propose an interference-aware scheduling strategy IA for systems based on multicore processors. Our work begins with analysis of the behavior of a set of benchmark programs, after that we train a simple program classifier. We use this classifier to classify the benchmark programs into three categories according to their interference with each other. The interferenceaware scheduler tries to schedule the programs with less interference to the same multicore processor. Experiments results show that our method improves system performance while maintaining reasonable resource utilization. It outperforms the previously published scheduling strategy in guaranteeing the QoS of latency-sensitive applications.

Original languageEnglish
Title of host publicationAlgorithms and Architectures for Parallel Processing - 13th International Conference, ICA3PP 2013, Proceedings
Pages436-445
Number of pages10
EditionPART 1
DOIs
StatePublished - 2013
Event13th International Conference on Algorithms and Architectures for Parallel Processing, ICA3PP 2013 - Vietri sul Mare, Italy
Duration: 18 Dec 201320 Dec 2013

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
NumberPART 1
Volume8285 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Conference

Conference13th International Conference on Algorithms and Architectures for Parallel Processing, ICA3PP 2013
Country/TerritoryItaly
CityVietri sul Mare
Period18/12/1320/12/13

Fingerprint

Dive into the research topics of 'Interference-aware program scheduling for multicore processors'. Together they form a unique fingerprint.

Cite this