Skip to main navigation Skip to search Skip to main content

Interface dipole engineering in metal gate/high-k stacks

  • An Ping Huang*
  • , Xiao Hu Zheng
  • , Zhi Song Xiao
  • , Mei Wang
  • , Zeng Feng Di
  • , Paul K. Chu
  • *Corresponding author for this work
  • Beihang University
  • CAS - Shanghai Institute of Microsystem and Information Technology
  • City University of Hong Kong

Research output: Contribution to journalReview articlepeer-review

Abstract

Although metal gate/high-k stacks are commonly used in metal-oxide-semiconductor field-effect-transistors (MOSFETs) in the 45 nm technology node and beyond, there are still many challenges to be solved. Among the various technologies to tackle these problems, interface dipole engineering (IDE) is an effective method to improve the performance, particularly, modulating the effective work function (EWF) of metal gates. Because of the different electronegativity of the various atoms in the interfacial layer, a dipole layer with an electric filed can be formed altering the band alignment in the MOS stack. This paper reviews the interface dipole formation induced by different elements, recent progresses in metal gate/high-k MOS stacks with IDE on EWF modulation, and mechanism of IDE.

Original languageEnglish
Pages (from-to)2872-2878
Number of pages7
JournalChinese Science Bulletin
Volume57
Issue number22
DOIs
StatePublished - Aug 2012

Keywords

  • MOS stack
  • effective work function
  • high-k dielectrics
  • interface dipole
  • metal gate

Fingerprint

Dive into the research topics of 'Interface dipole engineering in metal gate/high-k stacks'. Together they form a unique fingerprint.

Cite this