Failure logic modeling techniques based on DEVS

  • Qiang Sun*
  • , Jian Jiao
  • , Shan Shan Zhou
  • *Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

To identify the component failure propagation path in complex systems, a component failure logical model based on DEVS was established by combining the failure logic principle and DEVS formal specification at the next granularity level of component hierarchy. A series of components failure states define a potential hazard. DEVS has modeling advantages of standardized, hierarchical and modular. Basing on its own characteristics, it can be used to study failure logic modeling techniques of complex systems, model and analyse the scene of the accident process. Therefore, the paper describes syntax and semantics of component failure logic and atomic DEVS, focusing on the implementation mechanism of failure logic using DEVS, the establishment of component state space, the trigger mechanism and the corresponding output in order to establish a component failure logical model based on DEVS. At last, a Wheel Brake System is used to verify the applicability and validity of the model.

Original languageEnglish
Title of host publicationInformation Technology Applications in Industry III
EditorsSu-Fen Yang
PublisherTrans Tech Publications Ltd
Pages265-270
Number of pages6
ISBN (Electronic)9783038352396
DOIs
StatePublished - 2014
Event3rd International Conference on Information Technology and Management Innovation, ICITMI 2014 - Shenzhen, China
Duration: 19 Jul 201420 Jul 2014

Publication series

NameApplied Mechanics and Materials
Volume631-632
ISSN (Print)1660-9336
ISSN (Electronic)1662-7482

Conference

Conference3rd International Conference on Information Technology and Management Innovation, ICITMI 2014
Country/TerritoryChina
CityShenzhen
Period19/07/1420/07/14

Keywords

  • DEVS
  • Failure logic
  • Hazard
  • State space

Fingerprint

Dive into the research topics of 'Failure logic modeling techniques based on DEVS'. Together they form a unique fingerprint.

Cite this