Skip to main navigation Skip to search Skip to main content

Analysis and Evaluation of Clock Synchronization Protocol of Time-Triggered Ethernet

  • Zexiong Luo
  • , Xueqian Tang
  • , Yunwen Kong
  • , Qiao Li*
  • *Corresponding author for this work
  • AVIC Aeronautical Radio Electronics Research Institute

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

SAE AS6802 standard specified a distributed clock synchronization method for Time-Triggered Ethernet and defines three types of synchronization roles for the devices: Synchronization Clients (SC), Synchronization Masters (SM) and Compression Masters (CM). The synchronization is established and maintained by synchronization devices through Protocol Control Frames (PCFs). But the clock synchronization operations presented by SAE AS6802 standard are not perfect. The state transition operations in the SM_FLOOD state of a SM and in the synchronization states of a CM are not correct. Besides, the clock correction operations for all the synchronization devices are also not correct. Thus the paper proposes a detailed theoretical analysis for clock synchronization protocol presented by SAE AS6802 and then gives the correct clock synchronization operations for synchronization devices. Moreover, the simulations are conducted to verify the proposed operations.

Original languageEnglish
Title of host publication2020 IEEE 6th International Conference on Computer and Communications, ICCC 2020
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages167-171
Number of pages5
ISBN (Electronic)9781728186351
DOIs
StatePublished - 11 Dec 2020
Event6th IEEE International Conference on Computer and Communications, ICCC 2020 - Chengdu, China
Duration: 11 Dec 202014 Dec 2020

Publication series

Name2020 IEEE 6th International Conference on Computer and Communications, ICCC 2020

Conference

Conference6th IEEE International Conference on Computer and Communications, ICCC 2020
Country/TerritoryChina
CityChengdu
Period11/12/2014/12/20

Keywords

  • clock synchronization
  • SAE AS6802
  • simulation
  • time-triggered ethernet

Fingerprint

Dive into the research topics of 'Analysis and Evaluation of Clock Synchronization Protocol of Time-Triggered Ethernet'. Together they form a unique fingerprint.

Cite this