A method of test point optimization selection for analog circuits

In analog electronic systems, characteristic information required for fault prognosis is achieved by test points of a board, so the selection and optimization of test points is an important topic for PHM research of electronic products. Current methods for selection of test points generally rely on functional simulation analysis or testability modeling analysis. Based on this, FMMEA method is introduced to find failure susceptibility components in this paper, moreover, through simulating and calculating the predictability of test points, the final test points are determined. As an example, a board level system is presented to validate this approach.